As CMOS device scaling down, the source and drain junctions must be made increasingly shallow and abrupt to minimize the short channel effects (SCE), which pose a new challenge to the traditional ...